

HEF4516B MSI Binary up/down counter

Philips Semiconductors

Product specification



Binary up/down counter

**HEF4516B
MSI**

DESCRIPTION

The HEF4516B is an edge-triggered synchronous up/down 4-bit binary counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input (\overline{CE}), an asynchronous active HIGH parallel load input (PL), four parallel inputs (P_0 to P_3), four parallel outputs (O_0 to O_3), an active LOW terminal count output (\overline{TC}), and an overriding asynchronous master reset input (MR).


Information on P_0 to P_3 is loaded into the counter while PL is HIGH, independent of all other input conditions except MR which must be LOW. When PL and \overline{CE} are LOW, the counter changes on the LOW to HIGH transition of CP. Input UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, \overline{TC} is LOW when O_0 and O_3 are HIGH and \overline{CE} is LOW. When counting down, \overline{TC} is LOW when O_0 to O_3 and \overline{CE} are LOW. A HIGH on MR resets the counter (O_0 to $O_3 = \text{LOW}$) independent of all other input conditions.



HEF4516BP(N): 16-lead DIL; plastic (SOT38-1)
 HEF4516BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
 HEF4516BT(D): 16-lead SO; plastic (SOT109-1)
 (): Package Designator North America

PINNING

PL parallel load input (active HIGH)
 P_0 to P_3 parallel inputs
 \overline{CE} count enable input (active LOW)
 CP clock pulse input (LOW to HIGH, edge triggered)
 $\overline{UP/DN}$ up/down count control input
 MR master reset input
 \overline{TC} terminal count output (active LOW)
 O_0 to O_3 parallel outputs






Fig.4 Logic diagram (continued from Fig.3).

FUNCTION TABLE

MR	PL	UP/DN	CE	CP	MODE
L	H	X	X	X	parallel load
L	L	X	H	X	no change
L	L	L	L	↘	count down
L	L	H	L	↗	count up
H	X	X	X	X	reset

Notes

- H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial
 ↗ = positive-going transition




Fig.5 State diagram.

Logic equation for terminal count:

$$\overline{TC} = \overline{CE} \cdot \{ (\overline{UP/DN}) \cdot O_0 \cdot O_1 \cdot O_2 \cdot O_3 + (\overline{UP/DN}) \cdot \overline{O}_0 \cdot \overline{O}_1 \cdot \overline{O}_2 \cdot \overline{O}_3 \}$$

AC CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; input transition times ≤ 20 ns

	V _{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power	5	1000 f _i + Σ (f _o C _L) × V _{DD} ²	where f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load capacitance (pF) Σ (f _o C _L) = sum of outputs V _{DD} = supply voltage (V)
dissipation per	10	4500 f _i + Σ (f _o C _L) × V _{DD} ²	
package (P)	15	11 200 f _i + Σ (f _o C _L) × V _{DD} ²	

AC CHARACTERISTICS
 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA	
Propagation delays CP \rightarrow O_n HIGH to LOW	5			145	290	ns	$118\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PHL}	60	120	ns	$49\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		45	90	ns	$37\text{ ns} + (0,16\text{ ns/pF}) C_L$	
	5			155	310	ns	$128\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PLH}	65	130	ns	$54\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		45	90	ns	$37\text{ ns} + (0,16\text{ ns/pF}) C_L$	
CP \rightarrow \overline{TC} HIGH to LOW	5			260	525	ns	$233\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PHL}	105	210	ns	$94\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		75	150	ns	$67\text{ ns} + (0,16\text{ ns/pF}) C_L$	
	5			180	360	ns	$153\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PLH}	75	150	ns	$64\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		55	115	ns	$47\text{ ns} + (0,16\text{ ns/pF}) C_L$	
PL \rightarrow O_n HIGH to LOW	5			125	255	ns	$98\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PHL}	55	110	ns	$44\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		40	85	ns	$32\text{ ns} + (0,16\text{ ns/pF}) C_L$	
	5			170	340	ns	$143\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PLH}	70	140	ns	$59\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		50	105	ns	$42\text{ ns} + (0,16\text{ ns/pF}) C_L$	
PL \rightarrow \overline{TC} HIGH to LOW	5			250	500	ns	$223\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PHL}	110	220	ns	$99\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		80	160	ns	$72\text{ ns} + (0,16\text{ ns/pF}) C_L$	
	5			250	500	ns	$223\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PLH}	110	220	ns	$99\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		80	160	ns	$72\text{ ns} + (0,16\text{ ns/pF}) C_L$	
$\overline{CE} \rightarrow \overline{TC}$ HIGH to LOW	5			165	330	ns	$138\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PHL}	65	135	ns	$54\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		50	100	ns	$42\text{ ns} + (0,16\text{ ns/pF}) C_L$	
	5			145	290	ns	$118\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PLH}	60	125	ns	$49\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		45	95	ns	$37\text{ ns} + (0,16\text{ ns/pF}) C_L$	
MR \rightarrow O_n , \overline{TC} HIGH to LOW	5			205	405	ns	$178\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PHL}	65	130	ns	$54\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		45	85	ns	$37\text{ ns} + (0,16\text{ ns/pF}) C_L$	
	5			225	450	ns	$198\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10	t_{PLH}	75	150	ns	$64\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		50	100	ns	$42\text{ ns} + (0,16\text{ ns/pF}) C_L$	

AC CHARACTERISTICS
 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA	
Output transition times HIGH to LOW	5			60	120	ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10	t_{THL}	30	60	ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$	
	15		20	40	ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$	
	5			60	120	ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10	t_{TLH}	30	60	ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$	
	15		20	40	ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$	

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Minimum clock pulse width; LOW	5	t _{WCPL}	95	45	ns	see also waveforms Figs 6 and 7
	10		35	20	ns	
	15		25	15	ns	
Minimum PL pulse width; HIGH	5	t _{WPLH}	105	55	ns	
	10		45	25	ns	
	15		35	15	ns	
Minimum MR pulse width; HIGH	5	t _{WMRH}	120	60	ns	
	10		50	25	ns	
	15		40	20	ns	
Recovery time for MR	5	t _{RMR}	130	65	ns	
	10		45	20	ns	
	15		30	15	ns	
Recovery time for PL	5	t _{RPL}	150	75	ns	
	10		50	25	ns	
	15		30	15	ns	
Set-up times P _n → PL	5	t _{su}	100	50	ns	
	10		50	25	ns	
	15		40	20	ns	
UP/ $\overline{\text{DN}}$ → CP	5	t _{su}	250	125	ns	
	10		100	50	ns	
	15		75	35	ns	
$\overline{\text{CE}}$ → CP	5	t _{su}	120	60	ns	
	10		40	20	ns	
	15		25	10	ns	
Hold times P _n → PL	5	t _{hold}	10	-40	ns	
	10		5	-20	ns	
	15		0	-20	ns	
UP/ $\overline{\text{DN}}$ → CP	5	t _{hold}	35	-90	ns	
	10		15	-35	ns	
	15		15	-25	ns	
$\overline{\text{CE}}$ → CP	5	t _{hold}	20	-40	ns	
	10		5	-15	ns	
	15		5	-10	ns	
Maximum clock pulse frequency	5	f _{max}	3	6	MHz	
	10		7	14	MHz	
	15		9	18	MHz	




Fig.6 Waveforms showing minimum pulse width for CP, set-up and hold times for $\overline{\text{CE}}$ to CP and UP/ $\overline{\text{DN}}$ to CP.




Fig.7 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for P_n to PL.




Fig.8 Timing diagram.