

### FEATURES

- Single AD8041 and Quad AD8044 also Available
- Fully Specified at +3 V, +5 V, and  $\pm 5$  V Supplies
- Output Swings to Within 30 mV of Either Rail
- Input Voltage Range Extends 200 mV Below Ground
- No Phase Reversal with Inputs 0.5 V Beyond Supplies
- Low Power of 5.2 mA per Amplifier
- High Speed and Fast Settling on +5 V:
  - 160 MHz -3 dB Bandwidth ( $G = +1$ )
  - 200 V/ $\mu$ s Slew Rate
  - 39 ns Settling Time to 0.1%
- Good Video Specifications ( $R_L = 150 \Omega$ ,  $G = +2$ )
  - Gain Flatness of 0.1 dB to 14 MHz
  - 0.02% Differential Gain Error
  - 0.04° Differential Phase Error
- Low Distortion
  - 64 dBc Worst Harmonic @ 10 MHz
- Drives 50 mA 0.5 V from Supply Rails

### APPLICATIONS

- Video Switchers
- Distribution Amplifiers
- A/D Driver
- Professional Cameras
- CCD Imaging Systems
- Ultrasound Equipment (Multichannel)

### PRODUCT DESCRIPTION

The AD8042 is a low power voltage feedback, high speed amplifier designed to operate on +3 V, +5 V or  $\pm 5$  V supplies. It has true single supply capability with an input voltage range extending 200 mV below the negative rail and within 1 V of the positive rail.





Figure 1. Output Swing: Gain = -1,  $V_S = +5$  V

### CONNECTION DIAGRAM

8-Lead Plastic DIP and SOIC



The output voltage swing extends to within 30 mV of each rail, providing the maximum output dynamic range. Additionally, it features gain flatness of 0.1 dB to 14 MHz while offering differential gain and phase error of 0.04% and 0.06° on a single +5 V supply. This makes the AD8042 useful for professional video electronics such as cameras, video switchers or any high speed portable equipment. The AD8042's low distortion and fast settling make it ideal for buffering single supply, high speed A-to-D converters.

The AD8042 offers low power supply current of 12 mA max and can run on a single +3.3 V power supply. These features are ideally suited for portable and battery powered applications where size and power are critical.

The wide bandwidth of 160 MHz along with 200 V/ $\mu$ s of slew rate on a single +5 V supply make the AD8042 useful in many general purpose, high speed applications where single supplies from +3.3 V to +12 V and dual power supplies of up to  $\pm 6$  V are needed. The AD8042 is available in 8-lead plastic DIP and SOIC.




Figure 2. Frequency Response

### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# AD8042—SPECIFICATIONS (@ $T_A = +25^\circ\text{C}$ , $V_S = +5\text{ V}$ , $R_L = 2\text{ k}\Omega$ to $2.5\text{ V}$ , unless otherwise noted)

Parameter	Conditions	AD8042A			Units
		Min	Typ	Max	
<b>DYNAMIC PERFORMANCE</b>					
-3 dB Small Signal Bandwidth, $V_O < 0.5\text{ V p-p}$	$G = +1$	125	160		MHz
Bandwidth for 0.1 dB Flatness	$G = +2$ , $R_L = 150\ \Omega$ , $R_F = 200\ \Omega$		14		MHz
Slew Rate	$G = -1$ , $V_O = 2\text{ V Step}$	130	200		V/ $\mu\text{s}$
Full Power Response	$V_O = 2\text{ V p-p}$		30		MHz
Settling Time to 1%	$G = -1$ , $V_O = 2\text{ V Step}$		26		ns
Settling Time to 0.1%			39		ns
<b>NOISE/DISTORTION PERFORMANCE</b>					
Total Harmonic Distortion	$f_C = 5\text{ MHz}$ , $V_O = 2\text{ V p-p}$ , $G = +2$ , $R_L = 1\text{ k}\Omega$		-73		dB
Input Voltage Noise	$f = 10\text{ kHz}$		15		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 10\text{ kHz}$		700		fA/ $\sqrt{\text{Hz}}$
Differential Gain Error (NTSC, 100 IRE)	$G = +2$ , $R_L = 150\ \Omega$ to $2.5\text{ V}$		0.04	0.06	%
	$G = +2$ , $R_L = 75\ \Omega$ to $2.5\text{ V}$		0.04		%
Differential Phase Error (NTSC, 100 IRE)	$G = +2$ , $R_L = 150\ \Omega$ to $2.5\text{ V}$		0.06	0.12	Degrees
	$G = +2$ , $R_L = 75\ \Omega$ to $2.5\text{ V}$		0.24		Degrees
Worst Case Crosstalk	$f = 5\text{ MHz}$ , $R_L = 150\ \Omega$ to $2.5\text{ V}$		-63		dB
<b>DC PERFORMANCE</b>					
Input Offset Voltage	$T_{\text{MIN}}-T_{\text{MAX}}$		3	9	mV
Offset Drift			12	12	mV/ $^\circ\text{C}$
Input Bias Current	$T_{\text{MIN}}-T_{\text{MAX}}$		1.2	3.2	$\mu\text{A}$
Input Offset Current			0.2	0.5	$\mu\text{A}$
Open-Loop Gain	$R_L = 1\text{ k}\Omega$	90	100		dB
	$T_{\text{MIN}}-T_{\text{MAX}}$		90		dB
<b>INPUT CHARACTERISTICS</b>					
Input Resistance			300		k $\Omega$
Input Capacitance			1.5		pF
Input Common-Mode Voltage Range			-0.2 to 4		V
Common-Mode Rejection Ratio	$V_{\text{CM}} = 0\text{ V}$ to $3.5\text{ V}$	68	74		dB
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage Swing	$R_L = 10\text{ k}\Omega$ to $2.5\text{ V}$		0.03 to 4.97		V
	$R_L = 1\text{ k}\Omega$ to $2.5\text{ V}$	0.10 to 4.9	0.05 to 4.95		V
	$R_L = 50\ \Omega$ to $2.5\text{ V}$	0.4 to 4.4	0.36 to 4.45		V
Output Current	$T_{\text{MIN}}$ to $T_{\text{MAX}}$ , $V_{\text{OUT}} = 0.5\text{ V}$ to $4.5\text{ V}$		50		mA
Short Circuit Current	Sourcing		90		mA
	Sinking		100		mA
Capacitive Load Drive	$G = +1$		20		pF
<b>POWER SUPPLY</b>					
Operating Range		3		12	V
Quiescent Current (Per Amplifier)			5.2	6	mA
Power Supply Rejection Ratio	$V_{\text{S-}} = 0\text{ V}$ to $-1\text{ V}$ , or $V_{\text{S+}} = +5\text{ V}$ to $+6\text{ V}$	72	80		dB
<b>OPERATING TEMPERATURE RANGE</b>					
		-40		+85	$^\circ\text{C}$

Specifications subject to change without notice.

# SPECIFICATIONS

(@  $T_A = +25^\circ\text{C}$ ,  $V_S = +3\text{ V}$ ,  $R_L = 2\text{ k}\Omega$  to  $1.5\text{ V}$ , unless otherwise noted)

Parameter	Conditions	AD8042A			Units
		Min	Typ	Max	
<b>DYNAMIC PERFORMANCE</b>					
-3 dB Small Signal Bandwidth, $V_O < 0.5\text{ V p-p}$	$G = +1$	120	140		MHz
Bandwidth for 0.1 dB Flatness	$G = +2$ , $R_L = 150\ \Omega$ , $R_F = 200\ \Omega$		11		MHz
Slew Rate	$G = -1$ , $V_O = 2\text{ V Step}$	120	170		V/ $\mu\text{s}$
Full Power Response	$V_O = 2\text{ V p-p}$		25		MHz
Settling Time to 1%	$G = -1$ , $V_O = 1\text{ V Step}$		30		ns
Settling Time to 0.1%			45		ns
<b>NOISE/DISTORTION PERFORMANCE</b>					
Total Harmonic Distortion	$f_C = 5\text{ MHz}$ , $V_O = 2\text{ V p-p}$ , $G = -1$ , $R_L = 100\ \Omega$		-56		dB
Input Voltage Noise	$f = 10\text{ kHz}$		16		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 10\text{ kHz}$		500		fA/ $\sqrt{\text{Hz}}$
Differential Gain Error (NTSC, 100 IRE)	$G = +2$ , $R_L = 150\ \Omega$ to $1.5\text{ V}$ , Input $V_{CM} = 1\text{ V}$		0.10		%
	$R_L = 75\ \Omega$ to $1.5\text{ V}$ , Input $V_{CM} = 1\text{ V}$		0.10		%
Differential Phase Error (NTSC, 100 IRE)	$G = +2$ , $R_L = 150\ \Omega$ to $1.5\text{ V}$ , Input $V_{CM} = 1\text{ V}$		0.12		Degrees
	$R_L = 75\ \Omega$ to $1.5\text{ V}$ , Input $V_{CM} = 1\text{ V}$		0.27		Degrees
Worst Case Crosstalk	$f = 5\text{ MHz}$ , $R_L = 1\text{ k}\Omega$ to $1.5\text{ V}$		-68		dB
<b>DC PERFORMANCE</b>					
Input Offset Voltage	$T_{MIN} - T_{MAX}$		3	9	mV
Offset Drift			12	12	mV
Input Bias Current	$T_{MIN} - T_{MAX}$		1.2	3.2	$\mu\text{V}/^\circ\text{C}$
Input Offset Current			0.2	0.6	$\mu\text{A}$
Open-Loop Gain	$R_L = 1\text{ k}\Omega$	90	100		dB
	$T_{MIN} - T_{MAX}$		90		dB
<b>INPUT CHARACTERISTICS</b>					
Input Resistance			300		k $\Omega$
Input Capacitance			1.5		pF
Input Common-Mode Voltage Range			-0.2 to 2		V
Common-Mode Rejection Ratio	$V_{CM} = 0\text{ V}$ to $1.5\text{ V}$	66	74		dB
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage Swing	$R_L = 10\text{ k}\Omega$ to $1.5\text{ V}$		0.03 to 2.97		V
	$R_L = 1\text{ k}\Omega$ to $1.5\text{ V}$	0.1 to 2.9	0.05 to 2.95		V
	$R_L = 50\ \Omega$ to $1.5\text{ V}$	0.3 to 2.6	0.25 to 2.65		V
Output Current	$T_{MIN}$ to $T_{MAX}$ , $V_{OUT} = 0.5\text{ V}$ to $2.5\text{ V}$		50		mA
Short Circuit Current	Sourcing		50		mA
	Sinking		70		mA
Capacitive Load Drive	$G = +1$		17		pF
<b>POWER SUPPLY</b>					
Operating Range		3		12	V
Quiescent Current (Per Amplifier)			5.0	6	mA
Power Supply Rejection Ratio	$V_{S-} = 0\text{ V}$ to $-1\text{ V}$ , or $V_{S+} = +3\text{ V}$ to $+4\text{ V}$	68	80		dB
<b>OPERATING TEMPERATURE RANGE</b>					
		0		+70	$^\circ\text{C}$

Specifications subject to change without notice.

# AD8042—SPECIFICATIONS (@ $T_A = +25^\circ\text{C}$ , $V_S = \pm 5\text{ V}$ , $R_L = 2\text{ k}\Omega$ to $0\text{ V}$ , unless otherwise noted)

Parameter	Conditions	AD8042A			Units
		Min	Typ	Max	
<b>DYNAMIC PERFORMANCE</b>					
-3 dB Small Signal Bandwidth, $V_O < 0.5\text{ V p-p}$	$G = +1$	125	170		MHz
Bandwidth for 0.1 dB Flatness	$G = +2$ , $R_L = 150\ \Omega$ , $R_F = 200\ \Omega$		18		MHz
Slew Rate	$G = -1$ , $V_O = 2\text{ V Step}$	145	225		V/ $\mu\text{s}$
Full Power Response	$V_O = 2\text{ V p-p}$		35		MHz
Settling Time to 1%	$G = -1$ , $V_O = 2\text{ V Step}$		22		ns
Settling Time to 0.1%			32		ns
<b>NOISE/DISTORTION PERFORMANCE</b>					
Total Harmonic Distortion	$f_C = 5\text{ MHz}$ , $V_O = 2\text{ V p-p}$ , $G = +2$ , $R_L = 1\text{ k}\Omega$		-78		dB
Input Voltage Noise	$f = 10\text{ kHz}$		15		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 10\text{ kHz}$		700		fA/ $\sqrt{\text{Hz}}$
Differential Gain Error (NTSC, 100 IRE)	$G = +2$ , $R_L = 150\ \Omega$		0.02	0.05	%
	$G = +2$ , $R_L = 75\ \Omega$		0.02		%
Differential Phase Error (NTSC, 100 IRE)	$G = +2$ , $R_L = 150\ \Omega$		0.04	0.10	Degrees
	$G = +2$ , $R_L = 75\ \Omega$		0.12		Degrees
Worst Case Crosstalk	$f = 5\text{ MHz}$ , $R_L = 150\ \Omega$		-63		dB
<b>DC PERFORMANCE</b>					
Input Offset Voltage			3	9.8	mV
	$T_{\text{MIN}}-T_{\text{MAX}}$			14	mV
Offset Drift			12		$\mu\text{V}/^\circ\text{C}$
Input Bias Current			1.2	3.2	$\mu\text{A}$
	$T_{\text{MIN}}-T_{\text{MAX}}$			4.8	$\mu\text{A}$
Input Offset Current			0.2	0.6	$\mu\text{A}$
Open-Loop Gain	$R_L = 1\text{ k}\Omega$	90	94		dB
	$T_{\text{MIN}}-T_{\text{MAX}}$		86		dB
<b>INPUT CHARACTERISTICS</b>					
Input Resistance			300		k $\Omega$
Input Capacitance			1.5		pF
Input Common-Mode Voltage Range			-5.2 to 4		V
Common-Mode Rejection Ratio	$V_{\text{CM}} = -5\text{ V to } 3.5\text{ V}$	66	74		dB
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage Swing	$R_L = 10\text{ k}\Omega$		-4.97 to +4.97		V
	$R_L = 1\text{ k}\Omega$	-4.8 to +4.8	-4.9 to +4.9		V
	$R_L = 50\ \Omega$	-4 to +3.2	-4.2 to +3.5		V
Output Current	$T_{\text{MIN}}$ to $T_{\text{MAX}}$ , $V_{\text{OUT}} = -4.5\text{ V to } 4.5\text{ V}$		50		mA
Short Circuit Current	Sourcing		100		mA
	Sinking		100		mA
Capacitive Load Drive	$G = +1$		25		pF
<b>POWER SUPPLY</b>					
Operating Range		3		12	V
Quiescent Current (Per Amplifier)			6	7	mA
Power Supply Rejection Ratio	$V_{\text{S-}} = -5\text{ V to } -6\text{ V}$ , or $V_{\text{S+}} = +5\text{ V to } +6\text{ V}$	68	80		dB
<b>OPERATING TEMPERATURE RANGE</b>					
		-40		+85	$^\circ\text{C}$

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage . . . . .	+12.6 V
Internal Power Dissipation <sup>2</sup>	
Plastic DIP Package (N) . . . . .	1.3 Watts
Small Outline Package (R) . . . . .	0.9 Watts
Input Voltage (Common Mode) . . . . .	$\pm V_S \pm 0.5$ V
Differential Input Voltage . . . . .	$\pm 3.4$ V
Output Short Circuit Duration	
. . . . .	Observe Power Derating Curves
Storage Temperature Range (N, R) . . . . .	-65°C to +125°C
Lead Temperature Range (Soldering 10 sec) . . . . .	+300°C

### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Specification is for the device in free air:

8-Lead Plastic DIP Package:  $\theta_{JA} = 90^\circ\text{C/W}$

8-Lead SOIC Package:  $\theta_{JA} = 155^\circ\text{C/W}$

### MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8042 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately +150°C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of +175°C for an extended period can result in device failure.

While the AD8042 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 3. Maximum Power Dissipation vs. Temperature

### ORDERING GUIDE

Model	Supply Voltages	Temperature Range	Package Description	Package Option
AD8042AN	+5 V, $\pm 5$ V	-40°C to +85°C	8-Lead Plastic DIP	N-8
AD8042AN	+3 V	0°C to +70°C	8-Lead Plastic DIP	N-8
AD8042AR	+5 V, $\pm 5$ V	-40°C to +85°C	8-Lead Plastic SOIC	SO-8
AD8042AR	+3 V	0°C to +70°C	8-Lead Plastic SOIC	SO-8
AD8042AR-REEL		-40°C to +85°C	13" Tape and REEL	SO-8
AD8042AR-REEL7		-40°C to +85°C	7" Tape and REEL	SO-8
AD8042ACHIPS		-40°C to +85°C	Die	

### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8042 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# AD8042—Typical Performance Characteristics




Figure 4. Typical Distribution of  $V_{OS}$




Figure 7. Open-Loop Gain vs.  $R_L$  to +2.5 V




Figure 5.  $V_{OS}$  Drift Over  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$




Figure 8. Open-Loop Gain vs. Temperature




Figure 6.  $I_B$  vs. Temperature




Figure 9. Open-Loop Gain vs. Output Voltage




Figure 10. Input Voltage Noise vs. Frequency




Figure 13. Differential Gain and Phase Errors




Figure 11. Total Harmonic Distortion




Figure 14. 0.1 dB Gain Flatness




Figure 12. Worst Harmonic vs. Output Voltage




Figure 15. Open-Loop Gain and Phase vs. Frequency

# AD8042—Typical Performance Characteristics




Figure 16. Closed-Loop Frequency Response vs. Temperature




Figure 19. Settling Time




Figure 17. Closed-Loop Frequency Response vs. Supply




Figure 20. CMRR vs. Frequency




Figure 18. Output Resistance vs. Frequency




Figure 21. Output Saturation Voltage vs. Load Current




Figure 22. Supply Current vs. Temperature




Figure 25. % Overshoot vs. Load Capacitance




Figure 23. PSRR vs. Frequency




Figure 26. Frequency Response vs. Closed-Loop Gain




Figure 24. Output Voltage Swing vs. Frequency




Figure 27. Crosstalk (Output-to-Output) vs. Frequency

# AD8042—Typical Performance Characteristics




Figure 28a. Output Swing with Load Reference to Supply Midpoint




Figure 30. 100 mV Pulse Response,  $V_S = +5 V$




Figure 28b. Output Swing with Load Reference to Negative Supply




Figure 31. Rail-to-Rail Output Swing,  $V_S = +3 V$




Figure 29. One Volt Pulse Response,  $V_S = +5 V$




Figure 32. 100 mV Pulse Response,  $V_S = +3 V$

## Overdrive Recovery

Overdrive of an amplifier occurs when the output and/or input range are exceeded. The amplifier must recover from this overdrive condition. As shown in Figure 33, the AD8042 recovers within 30 ns from negative overdrive and within 25 ns from positive overdrive.




Figure 33. Overdrive Recovery

## Circuit Description

The AD8042 is fabricated on Analog Devices' proprietary eXtra-Fast Complementary Bipolar (XFCB) process which enables the construction of PNP and NPN transistors with similar  $f_T$ s in the 2 GHz–4 GHz region. The process is dielectrically isolated to eliminate the parasitic and latch-up problems caused by junction isolation. These features allow the construction of high frequency, low distortion amplifiers with low supply currents. This design uses a differential output input stage to maximize bandwidth and headroom (see Figure 34). The smaller signal swings required on the first stage outputs (nodes S1P, S1N) reduce the effect of nonlinear currents due to junction capacitances and improve the distortion performance. With this design harmonic distortion of better than  $-77$  dB @ 1 MHz into  $100 \Omega$  with  $V_{OUT} = 2$  V p-p (Gain = +2) on a single 5 volt supply is achieved.




Figure 34. AD8042 Simplified Schematic

The AD8042's rail-to-rail output range is provided by a complementary common-emitter output stage. High output drive capability is provided by injecting all output stage predriver currents directly into the bases of the output devices Q8 and Q36. Biasing of Q8 and Q36 is accomplished by I8 and I5, along with a common-mode feedback loop (not shown).

This circuit topology allows the AD8042 to drive 40 mA of output current with the outputs within 0.5 V of the supply rails.

On the input side, the device can handle voltages from 0.2 V below the negative rail to within 1.2 V of the positive rail. Exceeding these values will not cause phase reversal; however, the input ESD devices will begin to conduct if the input voltages exceed the rails by greater than 0.5 V.

## DRIVING CAPACITIVE LOADS

The capacitive load drive of the AD8042 can be increased by adding a low valued resistor in series with the load. Figure 35 shows the effects of a series resistor on capacitive drive for varying voltage gains. As the closed-loop gain is increased, the larger phase margin allows for larger capacitive loads with less overshoot. Adding a series resistor with lower closed-loop gains accomplishes this same effect. For large capacitive loads, the frequency response of the amplifier will be dominated by the roll-off of the series resistor and capacitive load.




Figure 35. Capacitive Load Drive vs. Closed-Loop Gain

## Single Supply Composite Video Line Driver

The two op amps of an AD8042 can be configured as a single supply dual line driver for composite video. The wide signal swing of the AD8042 enables this function to be performed without using any type of clamping or dc restore circuit which can cause signal distortion.

Figure 36 shows a schematic for a circuit that is driven by a single composite video source that is ac coupled, level shifted and applied to both + inputs of the two amplifiers. Each op amp provides a separate  $75 \Omega$  composite video output. To obtain single supply operation, ac coupling is used throughout. The large capacitor values are required to ensure that there is minimal tilting of the video signals due to their low frequency (30 Hz) signal content. The circuit shown was measured to have a differential gain of 0.06% and a differential phase of  $0.06^\circ$ .

The input is terminated in  $75 \Omega$  and ac coupled via  $C_{IN}$  to a voltage divider that provides the dc bias point to the input. Setting the optimal bias point requires some understanding of the nature of composite video signals and the video performance of the AD8042.

# AD8042




Figure 36. Single Supply Composite Video Line Driver Using AD8042

Signals of bounded peak-to-peak amplitude that vary in duty cycle require larger dynamic swing capability than their peak-to-peak amplitude after ac coupling. As a worst case, the dynamic signal swing required will approach twice the peak-to-peak value. The two bounding cases are for a duty cycle that is mostly low, but occasionally goes high at a fraction of a percent duty cycle and vice versa.

Composite video is not quite this demanding. One bounding extreme is for a signal that is mostly black for an entire frame, but has a white (full intensity), minimum width spike at least once per frame.

The other extreme is for a video signal that is full white everywhere. The blanking intervals and sync tips of such a signal will have negative going excursions in compliance with composite video specifications. The combination of horizontal and vertical blanking intervals limit such a signal to being at its highest level (white) for only about 75% of the time.

As a result of the duty cycle variations between the two extremes presented above, a 1 V p-p composite video signal that is multiplied by a gain of two requires about 3.2 V p-p of dynamic voltage swing at the output for an op amp to pass a composite video signal of arbitrary duty cycle without distortion.

Some circuits use a sync tip clamp along with ac coupling to hold the sync tips at a relatively constant level in order to lower the amount of dynamic signal swing required. However, these circuits can have artifacts like sync tip compression unless they are driven by sources with very low output impedance.

The AD8042 not only has ample signal swing capability to handle the dynamic range required without using a sync tip clamp, but also has good video specifications like differential gain and differential phase when buffering these signals in an ac-coupled configuration.

To test this, the differential gain and differential phase were measured for the AD8042 while the supplies were varied. As the lower supply is raised to approach the video signal, the first effect to be observed is that the sync tips become compressed before the differential gain and differential phase are adversely affected. Thus, there must be adequate swing in the negative direction to pass the sync tips without compression.

As the upper supply is lowered to approach the video, the differential gain and differential phase were not significantly adversely affected until the difference between the peak video output and the supply reached 0.6 V. Thus, the highest video level should be kept at least 0.6 V below the positive supply rail.

Taking the above into account, it was found that the optimal point to bias the noninverting input is at 2.2 V dc. Operating at this point, the worst case differential gain is measured at 0.06% and the worst case differential phase is 0.06°.

The ac coupling capacitors used in the circuit at first glance appear quite large. A composite video signal has a lower frequency band edge of 30 Hz. The resistances at the various ac coupling points—especially at the output—are quite small. In order to minimize phase shifts and baseline tilt, the large value capacitors are required. For video system performance that is not to be of the highest quality, the value of these capacitors can be reduced by a factor of up to five with only a slightly observable change in the picture quality.

### Single-Ended-to-Differential Driver

Using a cross-coupled single-ended-to-differential converter, the AD8042 makes a good general purpose differential line driver. This can be used for applications such as driving category 5 twisted pair wire which is becoming common for data communications in buildings. Figure 37 shows a configuration for a circuit that performs this function that can be used for video transmission over a differential pair or various data communication purposes.




Figure 37. Single-Ended-to-Differential Twisted Pair Line Driver

Each of the AD8042's op amps is configured as a unity gain follower by the feedback resistors ( $R_A$ ). Each op amp output also drives the other as a unity gain inverter via the two  $R_{BS}$ , creating a totally symmetrical circuit.

If the + input to Amp 2 is grounded and a small positive signal is applied to the + input of Amp 1, the output of Amp 1 will be driven to saturation in the positive direction and the input of Amp 2 driven to saturation in the negative direction. This is similar to the way a conventional op amp behaves without any feedback.

If a resistor ( $R_F$ ) is connected from the output of Amp 2 to the + input of Amp 1, negative feedback is provided which closes the loop. An input resistor ( $R_I$ ) will make the circuit look like a conventional inverting op amp configuration with differential outputs.

The gain of this circuit from input to either output will be  $\pm R_F/R_I$ . Or the single-ended-to-differential gain will be  $2 \times R_F/R_I$ . This gives the circuit the advantage of being able to adjust its gain by changing a single resistor.

The cable has a characteristic impedance of about 120  $\Omega$ . Each driver output is back terminated with a pair of 60.4  $\Omega$  resistors to make the source look like 120  $\Omega$ . The receive end is terminated with 121  $\Omega$ , and the signal is measured differentially with a pair of scope probes. One channel on the oscilloscope is inverted and then the signals are added.

The scope photo in Figure 38 shows a 10 MHz, 2 V p-p input signal driving the circuit with 50 m of category 5 twisted pair wire.




Figure 38. Differential Driver Frequency Response

### Single Supply Differential A/D Driver

The single-ended-to-differential converter circuit is also useful as a differential driver for video speed, single-ended, differential input A/D converters. Figure 39 is a schematic that shows such a circuit differentially driving an AD9220, a 12-bit, 10 MSPS A/D converter.





Figure 39. AD8042 Differential Driver for the AD9220 12-Bit, 10 MSPS A/D Converter

The circuit was tested with a 1 MHz input signal and clocked at 10 MHz. An FFT response of the digital output is shown in Figure 40.

Pin 5 is biased at 2.5 V by the voltage divider and bypassed. This biases each output at 2.5 V.  $V_{IN}$  is ac coupled such that  $V_{IN}$  going positive makes  $V_{IN A}$  go positive and  $V_{IN B}$  go in the negative direction. The opposite happens for a negative going  $V_{IN}$ .



		HARMONICS (dBc)							
FUND FRQ	1000977	THD	-82.00	2nd	-88.34	6th	-99.47		
SMPL FRQ	10000000	SNR	71.13	3rd	-86.74	7th	-91.16		
		SINAD	70.79	4th	-99.26	8th	-97.25		
		SFDR	-86.74	5th	-90.67	9th	-91.61		

Figure 40. FFT of AD9220 Output When Driven by AD8042

# AD8042

## HDSL Line Driver

HDSL or high-bit-rate digital subscriber line is becoming popular as a means to provide data communication at DS1 rates (1.544 MBPS) over moderate distances via conventional telephone twisted pair wires. In these systems, the transceiver at the customer's end is sometimes powered via the twisted pair from a power source at the central office. It is sometimes required to raise the dc voltage of the power source to compensate for IR drops in long lines or lines with narrow gauge wires.

Because of this, it is highly desirable to keep the power consumption of the customer's transceiver as low as possible. One means to realize significant power savings is to run the transceiver from a  $\pm 5$  V supply instead of the more conventional  $\pm 12$  V.

The high output swing and current drive capability of the AD8042 make it ideally suited to this application. Figure 41 shows a circuit for the analog portion of an HDSL transceiver using the AD8042 as the line driver.




Figure 41. HDSL Line Driver

## Layout Considerations

The specified high speed performance of the AD8042 requires careful attention to board layout and component selection. Proper RF design techniques and low-pass parasitic component selection are necessary.

The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance path. The ground plane should be removed from the area near the input pins to reduce the stray capacitance.

Chip capacitors should be used for the supply bypassing. One end should be connected to the ground plane and the other within 1/8 inch of each power pin. An additional large ( $0.47\mu F$ – $10\mu F$ ) tantalum electrolytic capacitor should be connected in parallel, but not necessarily so close, to supply current for fast, large signal changes at the output.


The feedback resistor should be located close to the inverting input pin in order to keep the stray capacitance at this node to a minimum. Capacitance variations of less than 1 pF at the inverting input will significantly affect high speed performance.

Stripline design techniques should be used for long signal traces (greater than about 1 inch). These should be designed with a characteristic impedance of  $50\Omega$  or  $75\Omega$  and be properly terminated at each end.

**OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

**8-Lead Plastic DIP  
(N-8)**



**8-Lead Plastic SOIC  
(SO-8)**

