

#### Features


- Low-Voltage and Standard-Voltage Operation
  - 2.7 (V<sub>CC</sub> = 2.7V to 5.5V)
  - 1.8 (V<sub>CC</sub> = 1.8V to 5.5V)
- Low-Power Devices (I<sub>SB</sub> = 6 μA @ 5.5V) Available
- Internally Organized 4096 x 8, 8192 x 8
- Two-wire Serial Interface
- · Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 400 kHz (1.8V, 2.5V, 2.7V, 5V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 32-byte Page Write Mode (Partial Page Writes Allowed)
- Self-timed Write Cycle (5 ms Max)
- High Reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: 100 Years
- Automotive Devices Available
- 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead Mini-MAP (MLP 2x3) and 8-lead TSSOP Packages
- Lead-free/Halogen-free
- . Die Sales: Wafer Form, Waffle Pack, and Bumped Wafers


# Description

The AT24C32A/64A provides 32,768/65,536 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 4096/8192 words of 8 bits each. The device's cascadable feature allows up to 8 devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C32A/64A is available in space saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead Mini-MAP (MLP 2x3) and 8-lead TSSOP packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

Table 1. Pin Configuration

Pin Name	Function
A0 - A2	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect








Two-wire Serial EEPROM 32K (4096 x 8) 64K (8192 x 8)

# AT24C32A<sup>(1)</sup> AT24C64A<sup>(2)</sup>

Notes: 1. Not recommended for new design; please refer to AT24C32C.

Not recommended for new design; please refer to AT24C64C.

3054T-SEEPR-1/07



### ....

.-55°C to +125°C

-65°C to +150°C

..=1.0V to +7.0V

5.0 mA

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1. Block Diagram

Operating Temperature.

Storage Temperature.


with Respect to Ground ..

Maximum Operating Voltage ......

Voltage on Any Pin

DC Output Current.

Absolute Maximum Ratings\*





# Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

DEVICE/ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hardwired or left not connected for hardware compatibility with other AT24Cxx devices. When the pins are hardwired, as many as eight 32K/64K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). If the pins are left floating, the A2, A1 and A0 pins will be internally pulled down to GND if the capacitive coupling to the circuit board V<sub>CC</sub> plane is <3 pF. If coupling is >3 pF, Atmel recommends connecting the address pins to GND.

WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected high to V<sub>CC</sub>, all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive coupling to the circuit board V<sub>CC</sub> plane is <3 pF. If coupling is >3 pF, Atmel recommends connecting the pin to GND. Switching WP to V<sub>CC</sub> prior to a write operation creates a software write protect function.

Memory Organization AT24C32A/64A, 32K/64K SERIAL EEPROM: The 32K/64K is internally organized as 128/256 pages of 32 bytes each. Random word addressing requires a 12/13-bit data word address.



Table 2. Pin Capacitance(1)

Applicable over recommended operating range from T<sub>A</sub> = 25°C, f = 1.0 MHz, V<sub>CC</sub> = +1.8V

Symbol	Test Condition	Max	Units	Conditions
C <sub>IIO</sub>	Input/Output Capacitance (SDA)	8	pF	V <sub>80</sub> = 0V
C <sub>IN</sub>	Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL)	6	pF	V <sub>IN</sub> = 0V

Note: 1. This parameter is characterized and is not 100% tested.

#### Table 3. DC Characteristics

Applicable over recommended operating range from: TAI = -40°C to +85°C, VCC = +1.8V to +5.5V, VCC = +1.8V to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage			1.8		5.5	V
V <sub>CC2</sub>	Supply Voltage			2.5		5.5	V
V <sub>CC3</sub>	Supply Voltage			2.7		5.5	V
V <sub>CC4</sub>	Supply Voltage					5.5	V
l <sub>oc1</sub>	Supply Current	V <sub>CC</sub> = 5.0V	READ at 400 kHz		0.4	1.0	mA
l <sub>ocz</sub>	Supply Current	V <sub>CC</sub> = 5.0V	WRITE at 400 kHz		2.0	3.0	mA
l <sub>581</sub>	Standby Current (1.8V option)	V <sub>CC</sub> = 1.8V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>			1.0	μА
l <sub>582</sub>	Standby Current (2.5V option)	V <sub>cc</sub> = 2.5V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>			2.0	μА
l <sub>sas</sub>	Standby Current (2.7V option)	V <sub>cc</sub> = 2.7V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>			2.0	μА
l <sub>584</sub>	Standby Current (5V option)	V <sub>cc</sub> = 4.5 - 5.5V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>			6.0	μА
ti -	Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>			0.10	3.0	μА
l <sub>lo</sub>	Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>			0.05	3.0	μА
V <sub>E</sub> <sup>(1)</sup>	Input Low Level			-0.6		V <sub>cc</sub> x 0.3	V
V <sub>H</sub> <sup>(1)</sup>	Input High Level			V <sub>cc</sub> x 0.7		V <sub>cc</sub> + 0.5	V
V <sub>OL2</sub>	Output Low Level	V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OL1</sub>	Output Low Level	V <sub>CC</sub> = 1.8V	I <sub>OI</sub> = 0.15 mA			0.2	V

Note: 1. V<sub>II</sub> min and V<sub>IM</sub> max are reference only and are not tested.



Table 4. AC Characteristics

Applicable over recommended operating range from T<sub>AI</sub> = -40°C to +85°C, V<sub>CC</sub> = +1.8V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

		1.8, 2.5, 2.7, 5.0-volt		
Symbol	Parameter	Min	Max	Units
f <sub>SCL</sub>	Clock Frequency, SCL		400	kHz
Low	Clock Pulse Width Low	1.2		μs
t <sub>HGH</sub>	Clock Pulse Width High	0.6		μs
4	Noise Suppression Time <sup>(1)</sup>		50	ns
t <sub>AA</sub>	Clock Low to Data Out Valid	0.1	0.9	μs
tour	Time the bus must be free before a new transmission can start <sup>(1)</sup>	1.2		μs
L <sub>HD,STA</sub>	Start Hold Time	0.6		μs
t <sub>SU.STA</sub>	Start Set-up Time	0.6		μs
<b>L</b> HD.DAT	Data In Hold Time	0		με
t <sub>SU.DAT</sub>	Data In Set-up Time	100		ns
t <sub>R</sub>	Inputs Rise Time <sup>(1)</sup>		0.3	μs
Ļ	Inputs Fall Time <sup>(1)</sup>		300	ns
t <sub>susto</sub>	Stop Setup Time	0.6		μs
t <sub>on</sub>	Data Out Hold Time	50		ns
t <sub>wr</sub>	Write Cycle Time		5	ms
Endurance(1)	5.0V, 25°C, Page Mode	1M		Write Cycles

Note: 1. This parameter is ensured by characterization only.



# **Device Operation**

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 5 on page 8).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 5 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

STANDBY MODE: The AT24C32A/64A features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the stop bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- (a) Clock up to 9 cycles, (b) look for SDA high in each cycle while SCL is high and then
- (c) create a start condition as SDA is high.