
# Quadrature Decoder/Counter Interface ICs


# Technical Data

HCTL-2000 HCTL-2016 HCTL-2020

#### Features

- Interfaces Encoder to Microprocessor
- 14 MHz Clock Operation
- Full 4X Decode
- High Noise Immunity: Schmitt Trigger Inputs Digital Noise Filter
- 12 or 18-Bit Binary Up/ Down Counter
- · Latched Outputs
- · 8-Bit Tristate Interface
- 8, 12, or 18-Bit Operating Modes
- Quadrature Decoder Output Signals, Up/Down and Count
- Cascade Output Signals, Up/ Down and Count
- Substantially Reduced System Software





## Applications

- Interface Quadrature Incremental Encoders to Microprocessors
- Interface Digital Potentiometers to Digital Data Input Buses

# Description

The HCTL-2000, 2016, 2020 are CMOS ICs that perform the quadrature decoder, counter, and bus interface function. The HCTL-20XX family is designed to improve system performance

#### Devices


Part Number	Description	Package Drawing
HCTL-2000	12-bit counter. 14 MHz clock operation.	A
HCTL-2018	All features of the HCTL-2000. 16-bit counter.	A
HCTL-2020	All features of the HCTL-2016. Quadrature decoder output	В
	signals. Cascade output signals.	

in digital closed loop motion control systems and digital data input systems. It does this by shifting time intensive quadrature decoder functions to a cost effective hardware solution. The entire HCTL-20XX family consists of a 4x quadrature decoder, a binary up/down state counter.

and an 8-bit bus interface. The use of Schmitt-triggered CMOS inputs and input noise filters allows reliable operation in noisy environments. The HCTL-2000 contains a 12-bit counter. The HCTL-2018 and 2020 contain a 18-bit counter. The HCTL-2020 also contains quadrature decoder

output signals and cascade signals for use with many standard counter ICs. The HCTL-20XX family provides LSTTL compatible tri-state output buffers. Operation is specified for a temperature range from -40 to +85 C at clock frequencies up to 14 MHz.

#### Package Dimensions



#### Operating Characteristics

#### Table 1. Absolute Maximum Ratings

(All voltages below are referenced to V

the same and a second		V	63
Parameter	Symbol	Limits	Units
DC Supply Voltage	V <sub>DD</sub>	-0.3 to +5.5	V
Input Voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3	V
Storage Temperature	Ta	-40 to +125	°c
Operating Temperature	TA <sup>[1]</sup>	-40 to +85	°c

Table 2. Recommended Operating Conditions

Parameter	Symbol	Limits	Units
DC Supply Voltage	V <sub>DD</sub>	+4.5 to +5.5	V
Ambient Temperature	T <sub>A</sub> [1]	-40 to +85	°C

nn = 5 V ± 5%; T A = -40 to 85 C° Table 3. DC Characteristics V

Symbol	Parameter	Condition	Min. Typ.		Max.	Unit
VIL [2]	Low-Level Input Voltage				1.5	V
V <sub>IH</sub> <sup>[2]</sup>	High-Level Input Voltage		3.5			V
V <sub>T+</sub>	Schmitt-Trigger Positive- Going Threshold			3.5	4.0	V
V <sub>T</sub> -	Schmitt-Trigger Negative- Going Threshold		1.0	1.5		V
VH	Schmitt-Trigger Hysteresis		1.0	2.0		V
lin	Input Current	VIN = V 88 OF V DD	-10	1	+10	$\mu_{A}$
V <sub>OH</sub> <sup>[2]</sup>	High-Level Output Voltage	I <sub>OH</sub> -1.6 mA	2.4	4.5		V
Vol [2]	Low-Level Output Voltage	I <sub>OL</sub> = +4.8 mA		0.2	0.4	V
I az	High-Z Output Leakage Current	Vo = V ss or V po	-10	1	+10	μΑ
I DD	Quiescent Supply Current	V <sub>IN</sub> = V <sub>88</sub> or V <sub>DD</sub> , V <sub>O</sub> = HiZ	U	1	5	$\mu_A$
C <sub>IN</sub>	Input Capacitance	Any Input [3]		5		pF
Соит	Output Capacitance	Any Output [3]		6		pF

#### Notes:

- 1. Free air.
- 2. In general, for any V  $_{DD}$  between the allowable limits (+4.5 V to +5.5 V), V  $_{IL}$  = 0.3 V  $_{DD}$  and V  $_{IH}$  = 0.7 V  $_{DD}$ ; typical values are  $V_{OH} = V_{OD} = 0.5 V \odot I_{OH} = -40 \text{ All} \text{ and } V_{OL} = V_{SS} = 0.2 V \odot I_{OL} = 1.6 \text{ mA}.$  3. Including package capacitance.





Figure 1. Reset Waveform.



## **Functional Pin Description**

### Table 4. Functional Pin Descriptions

Symbol 20	Pin 00/2016 2020	Pin	Description			
Voo	16	20	Power Supply			
V <sub>ss</sub>	8	10	Ground			
CLK	2	2	CLK is a Schmitt-trigger input for the external clock signal.			
CHA CHB	7 6	8	CHA and CHB are Schmitt-trigger inputs which accept the outputs from a quadrature encoded source, such as incremental optical shaft encoder. Two channels, A and B, nominally 90 degrees out of phase, are required.			
RST	5	7	This active low Schmitt-trigger input clears the internal position counter and the position latch. It also resets the inhibit logic. RST is asynchronous with respect to any other input signals.			
OE	Da	4 3 <b>t</b>	This CMOS active low input enables the tri-state output buffers. The DE and SEL inputs are sampled by the internal inhibit logic on the falling edge of the clock to control the loading of the internal position data latch.			
SEL	3	3	This CMOS input directly controls which data byte from the position latch is enabled into the 8-bit tri-state output buffer. As in OE above, SEL also controls the internal inhibit logic.			
			SEL BYTE SELECTED			
			0 High			
			1 Low			
CNT DODR	CNT DCDR 16 A pulse is presented on this LSTTL-compatible output when the quadrature decoder has detected a state transition.					
υO		5	This LSTTL-compatible output allows the user to determine whether the IC is counting up or down and is intended to be used with the CNT DOOR and CNT CAS outputs. The proper signal U (high level) or D (low level) will be present before the rising edge of the CNT DOOR and CNT CAS outputs.			
CNT <sub>CAS</sub>		15	5 A pulse is presented on this LSTTL-compatible output when the HCTL-2020 internal counter overflows or underflows. The rising edge on this waveform may be used to trigger an external counter.			
D0	1	1	These LSTTL-compatible tri-state outputs form an 8-bit output port			
D1	15	19	through which the contents of the 12/16-bit position latch may be read in 2 sequential bytes. The high byte, containing bits 8-15, is read first (on the			
D2	14	18	HCTL-2000, the most significant 4 bits of this byte are set to 0 internally).			
D3	13	17	The lower byte, bits 0-7, is read second.			
D4	12	14				
D5	11	13				
D6	10	12				
D7	9	11				
NC		6	Not connected - this pin should be left floating.			


## **Switching Characteristics**

Table 5. Switching Characteristics Min/Max specifications at V

DD = 5.0 ± 5%, T A = -40 to + 85 C.°

		Min.	Max.	Units	
1	taux	Clock period	70		ns
2	tонн	Pulse width, clock high	28		ns
3	top [1]	Delay time, rising edge of clock to valid, updated count information on D0-7		65	ns
4	tops	Delay time, OE fall to valid data		65	ns
5	tooz	Delay time, OE rise to Hi-Z state on D0-7		40	ns
6	tapv	Delay time, SEL valid to stable, selected data byte (delay to High Byte = delay to Low Byte)		65	ns
7	toun	Pulse width, clock low	28		ns
8	tss <sup>[2]</sup>	Setup time, SEL before clock fall	20		ns
9	tos <sup>[2]</sup>	Setup time, OE before clock fall	20		ns
10	t sH <sup>[2]</sup>	Hold time, SEL after clock fall	0		ns
11	t он <sup>[2]</sup>	Hold time, OE after clock fall	0		ns
12	t RST	Pulse width, RST low	28		ns
13	toco	Hold time, last position count stable on D0-7 after clock rise	10		ns
14	toso	Hold time, last data byte stable after next SEL state change	5		ns
15	toop	Hold time, data byte stable after OE rise	5		ns
16	tupp	Delay time, U/D valid after clock rise		45	ns
17	tоно	Delay time, CNT DCDR or CNT CAS high after clock rise		45	ns
18	taub	Delay time, CNT DCDR or CNT DAS low after clock fall		45	ns
19	tuph	Hold time, U/D stable after clock rise	10		ns
20	tuncs	Setup time, U/D valid before CNT DCDR or CNT CAS rise	toux -45		ns
21	tupon	Hold time, U/D stable after CNT DCDR or CNT CAS rise	taux -45		ns

#### Notes:






Figure 4. Bus Control Timing.

# Datasheetlib.com




Figure 5. Decoder, Cascade Output Timing (HCTL-2020 only).

<sup>1.</sup> t  $_{\text{CD}}$  specification and waveform assume latch not inhibited.

t<sub>SS</sub>, t<sub>SS</sub>, t<sub>SH</sub>, t<sub>CH</sub> only pertain to proper operation of the inhibit logic. In other cases, such as 8 bit read operations, these setup
and hold times do not need to be observed.

## Operation




Figure 6. Simplified Logic Diagram.

## Digital Noise Filter

The digital noise filter section is responsible for rejecting noise on the incoming quadrature signals. The input section uses two techniques to implement improved noise rejection. Schmitt-trigger inputs and a three-clock-cycle delay filter combine to reject low level noise and large, short duration noise spikes that typically occur in motor system applications. Both common mode and differential mode noise are rejected. The user benefits from these techniques by improved integrity of the data in

the counter. False counts triggered by noise are avoided.

Figure 7 shows the simplified schematic of the input section. The signals are first passed through a Schmitt trigger buffer to address the problem of input signals with slow rise times and low level noise (approximately < 1 V). The cleaned up signals are then passed to a four-bit delay filter. The signals on each channel are sampled on rising clock edges. A time history of the signals is stored in the four-bit shift register. Any change on the

input is tested for a stable level being present for three consecutive rising clock edges. Therefore, the filtered output waveforms can change only after an input level has the same value for three consecutive rising clock edges. Refer to Figure 8 which shows the timing diagram. The result of this circuitry is that short noise spikes between rising clock edges are ignored and pulses shorter than two clock periods are rejected.




Figure 7. Simplified Digital Noise Filter Logic.




Figure 8. Signal Propagation through Digital Noise Filter.

## Quadrature Decoder

The quadrature decoder decodes the incoming filtered signals into count information. This circuitry multiplies the resolution of the input signals by a factor of four (4X decoding). When using an encoder for motion sensing, the user benefits from the increased resolution by being able to provide better system control.

The quadrature decoder samples the outputs of the CHA and CHB filters. Based on the past binary state of the two signals and the present state, it outputs a count signal and a direction signal to the internal position counter. In the case of the HCTL-2020, the signals also go to external pins 5 and 16 respectively.

Figure 9 shows the quadrature states and the valid state transitions. Channel A leading channel B results in counting up. Channel B leading channel A results in counting down. Illegal state transitions, caused by faulty encoders or noise severe enough to pass through the filter, will produce an erroneous count.

#### Design Considerations

The designer should be aware that the operation of the digital filter places a timing constraint on the relationship between incoming quadrature signals and the external clock. Figure 8 shows the timing waveform with an incremental encoder input. Since an input has to be stable for three rising clock edges, the encoder pulse width (t = - low or high) has to be greater than three clock periods (3t CLK). This guarantees that the asynchronous input will be stable during three consecutive rising clock edges. A realistic design also has to take