

LC²MOS Precision Mini-DIP Analog Switch

ADG419

FEATURES

44 V supply maximum ratings V_{SS} to V_{DD} analog signal range Low on resistance: <35 Ω

Ultralow power dissipation: < 35 µW Fast transition time: 160 ns maximum Break-before-make switching action Plug-in replacement for DG419

APPLICATIONS

Precision test equipment Precision instrumentation Battery-powered systems Sample hold systems


GENERAL DESCRIPTION

The ADG419 is a monolithic CMOS SPDT switch. This switch is designed on an enhanced LC2MOS process that provides low power dissipation yet gives high switching speed, low on resistance, and low leakage currents.

The on resistance profile of the ADG419 is very flat over the full analog input range, ensuring excellent linearity and low distortion. The part also exhibits high switching speed and high signal bandwidth. CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

Each switch of the ADG419 conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. The ADG419 exhibits break-before-make switching action.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- Extended Signal Range.
 The ADG419 is fabricated on an enhanced LC²MOS process, giving an increased signal range that extends to the supply rails.
- Ultralow Power Dissipation.
- Low R_{ON}.
- 4. Single-Supply Operation. For applications where the analog signal is unipolar, the ADG419 can be operated from a single rail power supply. The part is fully specified with a single 12 V power supply and remains functional with single supplies as low as 5 V.

SPECIFICATIONS

DUAL SUPPLY

 $V_{DD} = 15 \text{ V} \pm 10\%$, $V_{SS} = -15 \text{ V} \pm 10\%$, $V_{L} = 5 \text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted.

Table 1.

	B Version		T Version				
Parameter ¹	+25°C	–40°C to +85°C	−40°C to +125°C	+25°C	−55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH							
Analog Signal Range			V_{ss} to V_{DD}		V_{ss} to V_{DD}		
Ron	25			25		Ω typ	$V_D = \pm 12.5 \text{ V}, I_S = -10 \text{ mA}$
	35	45	45	35	45	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$

LEAKAGE CURRENTS	 						V - 1165VV - 165V
							$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			±0.1		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$ see Figure 12
	±0.25	±5	±15	±0.25	±15	nA max	
Drain Off Leakage, I _D (Off)	±0.1			±0.1		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$ see Figure 12
	±0.75	±5	±30	±0.75	±30	nA max	
Channel On Leakage, ID, Is (On)	±0.4			±0.4		nA typ	$V_s = V_D = \pm 15.5 \text{ V}$; see Figure 13
	±0.75	±5	±30	±0.75	±30	nA max	
DIGITAL INPUTS							
Input High Voltage, Vinн		2.4	2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8	0.8		0.8	V max	
Input Current							
INL OF INH		±0.005	±0.005		±0.005	μA typ	VIN = VINL OF VINH
		±0.5	±0.5		±0.5	μA max	
DYNAMIC CHARACTERISTICS ²							
t _{transition}	160	200	200	145	200	ns max	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_{S1} = \pm 10 V$,
							$V_{S2} = \mp 10 \text{ V}$; see Figure 14
Break-Before-Make Time Delay, to	30			30		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_{S1} = V_{S2} = \pm 10 V$; see Figure 15
	5			5		ns min	
Off Isolation	80			80		dB typ	$R_L = 50 \Omega$, $f = 1 MHz$; see Figure 16
Channel-to-Channel Crosstalk	90			70		dB typ	$R_L = 50 \Omega$, $f = 1 MHz$; see Figure 17
C _s (Off)	6			6		pF typ	f = 1 MHz
C _D , C _s (On)	55			55		pF typ	f = 1 MHz
POWER REQUIREMENTS							$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
loo	0.0001			0.0001		μA typ	$V_{IN} = 0 \text{ V or } 5 \text{ V}$
	1	2.5	2.5	1	2.5	μA max	
Iss	0.0001			0.0001		μA typ	
	1	2.5	2.5	1	2.5	μA max	
lı.	0.0001			0.0001		μA typ	V _L = 5.5 V
	1	2.5	2.5	1	2.5	μA max	

 $^{^1}$ Temperature ranges are as follows: B Version: -40°C to $+125^{\circ}\text{C}$; T Version: -55°C to $+125^{\circ}\text{C}$. 2 Guaranteed by design, not subject to production test.

SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, V_L = 5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 2.

		B Version	1	TV	ersion		
Parameter ¹	+25°C	−40°C to +85°C	−40°C to +125°C	+25°C	−55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH							
Analog Signal Range			0 to V_{DD}		0 to V _{DD}	V	
Ron	40			40		Ωtyp	$V_D = 3 \text{ V}, 8.5 \text{ V}, I_S = -10 \text{ mA}$
		60	70		70	Ωmax	Vpo = 10.8 V
LEAKAGE CURRENT							V _{DD} = 13.2 V
Source OFF Leakage, Is (Off)	±0.1			±0.1		nA typ	V _D = 12.2 V/1 V, Vs = 1 V/12.2 V; see Figure 12
	±0.25	±5	±15	±0.25	±15	nA max	
Drain OFF Leakage, I _D (Off)	±0.1			±0.1		nA typ	$V_D = 12.2 \text{ V/1 V}, V_S = 1 \text{ V/12.2 V};$ see Figure 12
	±0.75	±5	±30	±0.75	±30	nA max	
Channel ON Leakage, Ip, Is (On)	±0.4			±0.4		nA typ	$V_S = V_D = 12.2 \text{ V/1 V}$; see Figure 13
	±0.75	±5	±30	±0.75	±30	nA max	

	1						
DIGITAL INPUTS							
Input High Voltage, V _{INH}		2.4	2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8	0.8		0.8	V max	
Input Current							
I _{INL} or I _{INH}		±0.005	±0.005		±0.005	μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		±0.5	±0.5		±0.5	μA max	
DYNAMIC CHARACTERISTICS ²							
t _{TRANSITION}	180	250	250	170	250	ns max	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_{S1} = 0 V/8 V$,
							$V_{S2} = 8 \text{ V/O V}$; see Figure 14
Break-Before-Make Time Delay, t _D	60			60		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
							$V_{S1} = V_{S2} = 8 \text{ V}$; see Figure 15
Off Isolation	80			80		dB typ	$R_L = 50 \Omega$, $f = 1 MHz$; see Figure 16
Channel-to-Channel Crosstalk	90			70		dB typ	$R_L = 50 \Omega$, $f = 1 MHz$; see Figure 17
C _s (Off)	13			13		pF typ	f = 1 MHz
CD, Cs (On)	65			65		pF typ	f = 1 MHz
POWER REQUIREMENTS							V _{DD} = 13.2 V
loo	0.0001			0.0001		μA typ	V _{IN} = 0 V or 5 V
	1	2.5	2.5	1	2.5	μA max	
I _L	0.0001			0.0001		μA typ	V _L = 5.5 V
	1	2.5	2.5	1	2.5	μA max	

¹ Temperature ranges are as follows: B Version: −40°C to +125°C; T Version: −55°C to +125°C.

ABSOLUTE MAXIMUM RATINGS

T_A= 25°C unless otherwise noted.

Table 3.

Parameter	Rating		
V _{DD} to V _{SS}	44 V		
V _{DD} to GND	-0.3 V to +25 V		
Vss to GND	+0.3 V to -25 V		
V _L to GND	-0.3 V to V _{DD} + 0.3 V		
Analog, Digital Inputs ¹	V _{ss} = 2 V to V _{DD} + 2 V or 30 mA, whichever occurs first		
Continuous Current, S or D	30 mA		
Peak Current, S or D (Pulsed at 1 ms, 10% Duty-Cycle Maximum)	100 mA		
Operating Temperature Range			
Industrial (B Version)	-40°C to +125°C		
Extended (T Version)	−55°C to +125°C		
Storage Temperature Range	−65°C to +150°C		
Junction Temperature	150℃		
CERDIP Package, Power Dissipation	600 mW		
θ _{JA} , Thermal Impedance	110°C/W		
Lead Temperature, Soldering (10 sec)	300°C		
PDIP Package, Power Dissipation	400 mW		
θ _{JA} , Thermal Impedance	100°C/W		
Lead Temperature, Soldering (10 sec)	260°C		
SOIC Package, Power Dissipation	400 mW		
θ _M , Thermal Impedance	155°C/W		
MSOP Package, Power Dissipation	315 mW		
θ _{JA} , Thermal Impedance	205°C/W		
Lead Temperature, Soldering			
Vapor Phase (60 sec)	215°C		
Infrared (15 sec)	220°C		

^{&#}x27;Overvoltages at IN, S or D is clamped by internal diodes. Limit current to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² Guaranteed by design, not subject to production test.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 4. Pin Function Description

Pin No.	Mnemonic	Description
1	D	Drain terminal. May be an input or an output.
2	S1	Source terminal. May be an input or an output.
3	GND	Ground (0 V) reference.
4	VDD	Most positive power supply potential.
5	VL	Logic power supply (5 V).
6	IN	Logic control input.
7	Vss	Most negative power supply potential in dual-supply applications. In single-supply applications, it may be connected to GND.
8	S2	Source terminal. May be an input or an output.

Table 5. Truth Table

Logic	Switch 1	Switch 2		
0	On	Off		
1	Off	On		

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Row as a Function of Vo (Vs), Dual-Supply Voltage




Figure 4. Rox as a Function of Vo (Vs) for Different Temperatures




Figure 6. Rox as a Function of Vo (Vs), Single-Supply Voltage




Figure 7. Rox as a Function of Vo (Vs) for Different Temperatures




Figure 5. Leakage Currents as a Function of Vs (Vo)




Figure 9. Supply Current (Isumus) vs. Input Switching Frequency




Figure 8. Leakage Currents as a Function of Vs (Vo)




Figure 10. Transition Time (transmon) vs. Power Supply Voltage

TEST CIRCUITS




Figure 11. On Resistance




Figure 12. Off Leakage





Figure 13. On Leakage







Figure 14. Transition Time, transmon






Figure 15. Break-Before-Make Time Delay, t_D





Figure 16. Off Isolation



CHANNEL-TO-CHANNEL CROSSTALK = 20 × log | V_S/V_{OUT} |

Figure 17. Crosstalk

TERMINOLOGY

 V_{DD}

Most positive power supply potential.

 \mathbf{v}_{ss}

Most negative power supply potential in dual-supply applications. In single-supply applications, it may be connected to GND.

Logic power supply (5 V).

GND

Ground (0 V) reference.

S

Source terminal. May be an input or an output.

Drain terminal. May be an input or an output.

IN

Logic control input.

Ohmic resistance between D and S.

Source leakage current with the switch off.

Drain leakage current with the switch off.

ID, Is (On)

Channel leakage current with the switch on.

 $V_D(V_s)$

Analog voltage on terminals D, S.

Cs (Off)

Off switch source capacitance.

CD, Cs (On)

On switch capacitance.

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

Off time or on time measured between the 90% points of both switches when switching from one address state to the other.

Maximum input voltage for Logic 0.

 V_{INH}

Minimum input voltage for Logic 1.

Inl (Inh)

Input current of the digital input.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

A measure of unwanted signal coupling through an off channel.

Positive supply current.

Negative supply current.